Shrinking transistors

Print edition : April 05, 2013

Diagram of a 3D nano-transistor showing the gate (red) surrounding the vertical nanowires (green) and separating the contacts at the ends of each nanowire (beige). Photo: © X-L Han and G. Larrieu

    This article is closed for comments.
    Please Email the Editor